Parallel Simulation of Coarse-Grained Reconfigurable Arrays using SST
Implemented a CGRA designed to accelerate matrix-matrix multiplication via systolic arrays in the Structural Simulation Toolkit (SST). Achieved 5–24× speedup over RTL simulation on a single core, and up to 42× speedup by exploiting SST's built-in multi-core parallelism.